

Temperature Dependence of Silicon on Sapphire Quality

S. D. Fedotov, S. P. Timoshenkov, D. I. Smirnov
National Research University of Electronic Technology
Zelenograd, Moscow, Russia
fedotov.s.d@yandex.ru

E. M. Sokolov, V. N. Statsenko
Epiel JSC
Zelenograd, Moscow, Russia
vstatsenko@epiel.ru

Abstract—Thin (300 and 600 nm) epitaxial silicon layers were deposited on R-plane sapphire wafers by CVD technique using SiH₄ and SiCl₄ mixture gas diluted by hydrogen. Quality parameters of epitaxial silicon on sapphire (SOS) wafers were studied by means of XRD, AFM, UV scattering and surface PV methods. Resistivity profiles of layers were measured. Quality of SOS in dependence on initial growth (up to 80-100 nm thickness of layer) temperature and growth (up to necessary thickness) temperature was observed. Optimal temperature ranges of layer growth were experimentally estimated. Using of low growth temperature (about 945-960 °C) of initial layer growth and high growth temperature (above 960 °C) of residual layer allowed to enhance quality of SOS wafer and get uniform resistivity profile of layer. Practical application of this technique allowed to produce SOS wafers of high quality in wide optimal temperature range, increase thermal stability of SOS and process efficiency.

Keywords—epitaxial wafers; silicon on sapphire; silicon on insulator; SOS; SOI; growth temperature; epitaxial growth; initial layers growth; epitaxy; heteroepitaxy; CVD

I. INTRODUCTION

Thin silicon on sapphire (SOS) layers are used as microchip fabrication in wide function range but mostly for external impact hardness device and microwave circuit applications [1], [2]. The electronic components produced from SOS have many advantages such as high transmission speed and integration density, extended memory capacity, radiation hardness and thermal stability in comparison to analogues from bulk silicon [3]. However, SOS contains a lot of structural defects which result in degradation of electronic properties of the silicon layer. This reason constrains the widespread distribution of the SOS.

As is known polycrystalline or imperfect silicon epitaxial layer are formed when adatom migrations were forced during growth. This happens if the deposition rate is too high or the growth temperature is too low [4]. Therefore low deposition rate and high growth temperature can provide fabrication single-crystal epitaxial silicon layer with high structural and electrophysical quality. However, in case of SOS deposition process the low deposition rate and high growth temperature can cause higher aluminum autodoping from sapphire substrate to silicon layer. Therewith sapphire decomposition products pollute the epitaxial layer and generate defects on silicon-sapphire (Si-Al₂O₃) interface.

In SOS fabrication process by chemical vapor decomposition (CVD) there is a narrow growth temperature

range which provide optimal quality of SOS wafers. Carrying out the process out of this range leads to degradation of SOS quality. The detailed investigation of quality temperature dependence can provide the estimation of optimal growth temperature and developing of new approach of SOS fabrication process which result in high production quality and thermal stability.

II. EXPERIMENT

Single crystalline epitaxial silicon layers were deposited on 4" R-plane sapphire (α -Al₂O₃) substrates. Front surface of substrate was epi-ready polished with $R_a < 0.5$ nm. Set point silicon layer resistivity was in the range 1÷15 $\Omega\cdot\text{cm}$. Resistivity profile was measured in lightly doped SOS wafers.

A. Epitaxial equipment and technique

Heteroepitaxial layers are formed with vertical inductive reactor by chemical vapour deposition (CVD) technique. Sapphire substrate were loaded onto carbonized graphite substrate susceptor covered by high pure polysilicon layer. The temperature was measured via optical pyrometer in susceptor centre. The total pressure in reactor chamber was 1 atm. Dry hydrogen (the vapour water content < 5 ppb) was used as carrier gas. Silane (SiH₄) and silicon tetrachloride (SiCl₄) mixture gas diluted by hydrogen (5% SiH₄ – 1% SiCl₄ – 94% H₂) are used as precursors. Phosphine (PH₃) was used as doping (n-type) gas.

B. Fabrication process

The fabrication process consisted of several steps: 1) reactor chamber is purged by N₂ and H₂ 2) heat up (to 1100-1200 °C) and anneal sapphire substrates in hydrogen; 3) cool down to initial growth temperature and deposition of initial silicon layer up to thickness 50-100 nm; 4) interrupting the deposition and heat treatment; 5) heat up or cool down to SOS growth temperature and deposition silicon layer to necessary thickness; 6) cool down and purge reactor chamber. Experimental processes series on search optimal growth temperatures of steps 3 and 5 were carried out. The experimental range of initial growth temperature (step 2) was 930-975 °C, of growth temperature (step 4) was 960-1005 °C. More than one hundred experimental processes were carried out for the investigation of this new approach.




Fig. 1 Contour diagram of the UV light scattering as a function of the initial layer growth temperature and SOS growth temperature. Above 1 ppm – defective SOS layer, about 0,5 ppm – normal quality, and less 0,35 ppm – extremely high quality of SOS front surface.

C. Measurement methods

Structural and electrophysical performances of SOS wafers were estimated by several methods. First, structural quality of Si–SiO₂ (native) and Si–Al₂O₃ interfaces were estimated via express methods. UV scattering method comprising of front surface scanning was used for Si–SiO₂ quality estimation. Surface photovoltaic voltage (PV) method was used for estimation Si–Al₂O₃ interface. Thereafter the quality of SOS layers was confirmed by AFM (Solver Pro, NT-MDT JSC, Russia) and XRD (X-Ray Minilab, IRO Co Ltd, Russia) methods. The spreading resistance probe method (SRMS SSM 130) was used for resistivity profile in lightly doped SOS wafers.

III. RESULTS

Silicon on sapphire wafers with 300 and 600 nm layers were obtained. Thickness uniformity was $\pm 8\%$ from set point. Resistivity was $\pm 10\%$ from set point. Resistivity of lightly doped SOS wafer was $250 \div 300 \Omega \cdot \text{cm}$.

A. SOS quality v.s. growth temperature

The initial growth and SOS growth temperature dependence on Si–SiO₂ interface quality is shown in fig. 1. The initial growth temperature in range approximately 945–960 °C and growth temperature above 960 °C result in small value of UV scattering that confirms high quality of SOS wafers.

The initial growth and SOS growth temperature dependence on Si–Al₂O₃ interface quality is shown in fig. 2. It was found that high and stable quality of SOS can be obtain in range $\sim 945\text{--}965$ °C of initial temperature growth and SOS growth temperature above 960 °C. The dependence shows that




Fig. 2 Contour diagram of the surface PV as a function of the initial layer growth temperature and SOS growth temperature. Above 400 mV – defective Si–Al₂O₃ interface, poor quality, about 300 mV – normal quality, and less 200 mV – low defect density of Si–Al₂O₃ interface, high quality of SOS.

the initial growth temperature has a great influence on Si–Al₂O₃ interface quality.

As we know, standard process of SOS fabrication does not allow growth temperature about or higher 1000 °C due to Si and Al₂O₃ reacting and extremely high autodoping. However, fig. 1 and 2 show that initial growth temperature about 955 °C allows to higher SOS wafer quality in wide growth temperature range. The initial growth temperature in range approximately 945–960 °C and growth temperature above 960 °C result in small value of UV scattering that confirms high quality of SOS wafers. According to data shown in fig. 1 and 2 we can conclude that SOS growth temperature can be even higher than 1000 °C.

B. Surface roughness

The AFM results are shown in fig 3. The AFM image shown that SOS wafers obtained at optimal conditions have smooth surface with RMS roughness less 0,9 nm. High quality of Si–SiO₂ interface was confirmed by AFM.

C. Structural quality

The rocking curve measurements were carried out for symmetric Brag intensive Si (400) reflection. The rocking curves for SOS wafers with thickness 300 and 600 nm are shown in fig 4. FWHM of 600 nm SOS layers was approximately 0,25 °, of 300 nm – 0,35 °. All wafers were made with optimal conditions.

Structural perfection of SOS layers was confirmed by XRD measurements. The wafers have high structural quality which confirmed by [5] wherein SOS wafers were fabricated by standard CVD process using diluted SiH₄ as precursor.




Fig. 3 Typically AFM image of SOS wafer surface formed at optimal growth temperatures. The right scale is a surface microrelief height.

D. Resistivity profile

Fig. 5 shows typically resistivity profile of lightly n-type doped SOS wafers. Low initial growth temperature (about 945–960 °C) reduces aluminium (p-type doping) diffusion. The initial silicon layer has low aluminium concentration and blocks autodoping during subsequent silicon deposition even with high SOS growth temperature (about 1000 °C). It has been observed that further usage of high growth temperature (about 980–990 °C) provides high quality of layers without autodoping increase. Resistivity profile of lightly n-type doped SOS wafer on fig. 5 very smooth until a depth approximately 3000–3500 Å. Resistivity increases at a depth about 2000 Å in standard SOS process. It also suggests that the use of the new method increases the thermal stability of SOS fabrication process. This will lead to increase the quality uniformity (in one process) and good yield of SOS wafers.




Fig. 4 Typically rocking curves of SOS layers formed at optimal growth temperatures. The curves indicated on the graph: ○ – 300 nm thickness layer; ● – 600 nm thickness layer.




Fig. 5 Typically resistivity profile of lightly doped SOS wafers. The graph show reduce autodoping from substrate using low initial growth temperature and higher growth temperature of fabrication process.

IV. CONCLUSIONS

New approach to SOS fabrication process (II, B) was tested. The fabrication processes of SOS wafers with layer thickness 300 and 600 nm were carried out, SOS wafers quality was investigated, process efficiency was approved. Structural quality dependence as function of growth temperature was experimentally obtained and analyzed. It was found that initial growth temperature in range ~ 945 – 960 °C and SOS growth (to desirable thickness) temperature above 960 °C provided high Si–SiO₂ interface quality. The initial growth temperature about 955 °C provided high Si–Al₂O₃ interface quality on wide growth temperature range (even above 1000 °C). SOS growth temperature range 980–990 °C provides high structural perfection of silicon layer. AFM and XRD study of SOS allowed the support of the experimental results. RMS roughness of SOS surface was less 0,9 nm. FWHM of 600 nm SOS layers was 0,25 °, of 300 nm – 0,35 °. The studies SOS wafers obtained at optimal conditions by new approach. Uniform resistivity profile of lightly doped 600 nm SOS wafers was obtained. The initial growth temperature range (935–955 °C) blocks autodoping from sapphire substrate during SOS layer deposition and obtains very smooth resistivity profile until a depth approximately 3000–3500 Å.

This work was partly supported by the Ministry of Science and Education of Russian Federation (Grant No. 14.575.21.0069, Unique ID RFMEFI57514X0069)

REFERENCES

- [1] J.P. Colinge, IEEE International Electron Devices Meeting, 1989, p. 817-820.
- [2] R.A. Johnson, P.R. Houssey et al., IEEE Trans Electron Dev. 1998, Vol. 45, p. 1047.
- [3] R.A Johnson et al., IEEE Microwave and Guided Wave Letters. 1986. Vol. 6, No. 9. p. 323-325.
- [4] S. Wolf Microchip Manufacturing. USA, California: Lattice Press, 2003, 584 p.
- [5] M. Moyzykh, S. Samoilov et al., Journal of Crystal Growth, 2013, vol. 383, p. 145-150.